JPH0556860B2 - - Google Patents
Info
- Publication number
- JPH0556860B2 JPH0556860B2 JP23970586A JP23970586A JPH0556860B2 JP H0556860 B2 JPH0556860 B2 JP H0556860B2 JP 23970586 A JP23970586 A JP 23970586A JP 23970586 A JP23970586 A JP 23970586A JP H0556860 B2 JPH0556860 B2 JP H0556860B2
- Authority
- JP
- Japan
- Prior art keywords
- package
- leads
- island
- stitches
- island portion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 claims description 4
- 239000008188 pellet Substances 0.000 description 5
- 230000005611 electricity Effects 0.000 description 4
- 239000000463 material Substances 0.000 description 4
- 230000003068 static effect Effects 0.000 description 4
- 238000005219 brazing Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000017525 heat dissipation Effects 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000005728 strengthening Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
Landscapes
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23970586A JPS6393139A (ja) | 1986-10-07 | 1986-10-07 | 半導体集積回路装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23970586A JPS6393139A (ja) | 1986-10-07 | 1986-10-07 | 半導体集積回路装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6393139A JPS6393139A (ja) | 1988-04-23 |
JPH0556860B2 true JPH0556860B2 (en]) | 1993-08-20 |
Family
ID=17048695
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP23970586A Granted JPS6393139A (ja) | 1986-10-07 | 1986-10-07 | 半導体集積回路装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6393139A (en]) |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2522455B2 (ja) * | 1990-09-13 | 1996-08-07 | 三菱電機株式会社 | 半導体集積回路装置 |
US5965936A (en) | 1997-12-31 | 1999-10-12 | Micron Technology, Inc. | Multi-layer lead frame for a semiconductor device |
AU4152096A (en) * | 1994-11-10 | 1996-06-06 | Micron Technology, Inc. | Multi-layer lead frame for a semiconductor device |
US6054754A (en) * | 1997-06-06 | 2000-04-25 | Micron Technology, Inc. | Multi-capacitance lead frame decoupling device |
US6515359B1 (en) | 1998-01-20 | 2003-02-04 | Micron Technology, Inc. | Lead frame decoupling capacitor semiconductor device packages including the same and methods |
US6114756A (en) | 1998-04-01 | 2000-09-05 | Micron Technology, Inc. | Interdigitated capacitor design for integrated circuit leadframes |
JP3923174B2 (ja) * | 1998-04-28 | 2007-05-30 | 富士通株式会社 | ヘッドアセンブリ及びサスペンション |
-
1986
- 1986-10-07 JP JP23970586A patent/JPS6393139A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6393139A (ja) | 1988-04-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5381036A (en) | Lead-on chip semiconductor device having peripheral bond pads | |
KR960012449A (ko) | 반도체장치 | |
US6329710B1 (en) | Integrated circuit package electrical enhancement | |
JPH0238446Y2 (en]) | ||
JPH0556860B2 (en]) | ||
JPS5992556A (ja) | 半導体装置 | |
JPH09120974A (ja) | 半導体装置 | |
JPH0745778A (ja) | リードフレーム及び半導体装置 | |
JPS59175145A (ja) | リ−ドフレ−ム | |
JP2518852B2 (ja) | 半導体集積回路装置 | |
JPH0521694A (ja) | 半導体装置 | |
JP2522455B2 (ja) | 半導体集積回路装置 | |
JPS5833859A (ja) | 半導体装置用パツケ−ジ | |
KR100216843B1 (ko) | 리드프레임의 구조 및 이를 이용한 반도체 패키지 | |
JPS59161843A (ja) | 半導体装置 | |
JPH06120426A (ja) | 半導体集積回路 | |
JPH01282846A (ja) | 混成集積回路 | |
JPS6155770B2 (en]) | ||
JPS6352457A (ja) | 半導体装置 | |
KR0122905Y1 (ko) | 반도체 패키지 | |
JP2003124333A (ja) | 半導体icチップ | |
JPS57187962A (en) | Surge protector of semiconductor integrated circuit | |
KR940002445B1 (ko) | 반도체 리이드 프레임 | |
KR980006205A (ko) | 리드프레임의 구조 및 이를 이용한 반도체 패키지 | |
JPS62136062A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |